

WHAT IS CLAIMED IS:

1 1. An apparatus to detect errors in information stored in a processor resource,
2 comprising:
3 an error detection component, the error detection component being configured to control
4 the detection of errors in the information stored in the processor resource; and
5 a comparison component coupled to the error detection component, the comparison
6 component being configured to receive the information from the processor resource, to determine
7 if the information is valid, and to output a signal to indicate an error condition if the information
8 is invalid.

1 2. The apparatus of claim 1, wherein the error detection component, comprises:
2 an error detection state machine (EDSM), the EDSM being configured to output a next-
3 entry-to-read-out signal and a parity bit signal.

1 3. The apparatus of claim 2, wherein the EDSM, comprises:
2 a timer, the timer being configured to periodically output a next-entry-to-read-out signal
3 to the processor resource;
4 a next pointer coupled to the timer, the next pointer being configured to contain a pointer
5 value, which specifies a specific piece of information to be read out from the processor resource;
6 a move-to-processor-resource logic component coupled to the timer, the move-to-

7 processor-resource logic component being configured to prevent the next-entry-to-read-out signal
8 from being sent by the timer if information is being moved into the processor resource;

9 a counter coupled to the move-to-processor-resource logic component, the counter is
10 configured to count the number of shifts need to compute the proper parity bit; and

11 a parity and valid bits register coupled to the counter, the parity and valid bits register
12 being configured to store at least one valid bit and parity bit pair.

1 4. The apparatus of claim 1, wherein the comparison component, comprises:

2 a shift register, the shift register being configured to receive the processor resource
3 information and to output a parity bit for the processor resource information;

4 a first exclusive OR (XOR) gate coupled to the shift register, the first XOR gate being
5 configured to receive the parity bit and a feedback signal and to output an indication of the
6 validity of the parity bit; and

7 a second XOR gate coupled to the first XOR gate, the second XOR gate being configured
8 to receive the parity bit signal and the indication of the validity of the parity bit and to output a
9 machine check abort (MCA) if the parity bit signal and the indication of the validity of the parity
10 bit indicate the processor resource information is invalid.

1 5. The apparatus of claim 4 further comprising
2 a result latch coupled between the first XOR gate and the second XOR gate, the result
3 latch being configured to receive the indication of the validity of the parity bit from the first
4 XOR gate, and to output a polarized signal, which indicates the validity of the parity bit.

1 6. The apparatus of claim 5, wherein the first XOR gate is configured to receive the
2 polarized signal as the feedback signal.

1 7. The apparatus of claim 1, the result latch being further configured to transmit the
2 polarized signal to the EDSM.

1 8. The apparatus of claim 1, wherein the processor resource is selected from at least
2 the group comprising:

3 a cache;

4 at least one translation lookaside buffer (TLB);

5 at least one region identification (RID);

6 at least one protection key register;

7 at least one model specific register (MSR);

8 a control register access bus (CRAB) including at least one MSR coupled to the CRAB;

9 a CRAB coupled to at least one other CRAB;

10 a TLB coupled to a MSR which is coupled to a CRAB.

1 9. The apparatus of claim 8, wherein the CRAB further includes a checksum
2 component coupled to the CRAB.

1 10. The apparatus of claim 8, wherein the CRAB including at least one MSR coupled
2 to the CRAB further includes a checksum.

1 11. A method of protecting memory resources, comprising:
2 requesting information from a processor resource;
3 computing a parity bit value for the information;
4 comparing the computed parity bit value with an existing parity bit value associated with
5 the information; and
6 if the computed parity bit value is not equal to the existing parity bit value, outputting a
7 signal to indicate an error condition.

1 12. The method of claim 11, wherein requesting information from a processor
2 resource comprises:
3 outputting a next-entry-to-read out signal.

1 13. The method of claim 12, wherein outputting a next-entry-to-read out signal
2 comprises:
3 receiving a periodic read authorization signal;
4 determining if the processor resource is in use; and
5 outputting a next-pointer value indicating which item of information is to be read out, if
6 the processor is not in use.

1 14. The method of claim 11, wherein computing a parity bit value for the read-out
2 information, comprises:
3 receiving the requested information;
4 shifting-out the individual bits comprising the information;
5 computing a parity bit value for the read-out information; and
6 comparing the computed parity bit value with the existing parity bit value of the
7 information.

1 15. The method of claim 11, wherein outputting a signal to indicate an error condition
2 occurs if the computed parity bit value is different from the existing parity bit value.

1 16. The method of claim 11, wherein outputting a signal to indicate an error
2 condition, comprises:
3 outputting a machine check abort (MCA) signal

1 17. An article of manufacture comprising a computer-readable medium having stored
2 thereon instructions adapted to be executed by a processor, the instructions which, when
3 executed, define a series of steps to protect processor resources, said steps comprising:

4 requesting information from a processor resource;

5 computing a parity bit value for the information;

6 comparing the computed parity bit value with an existing parity bit value associated with
7 the information; and

8 if the computed parity bit value is not equal to the existing parity bit value, outputting a
9 signal to replace the information.

1 18. The article of manufacture of claim 17, wherein requesting information from a
2 processor resource comprises:

3 outputting a next-entry-to-read out signal.

1 19. The article of manufacture of claim 18, wherein outputting a next-entry-to-read
2 out signal comprises:

3 receiving a periodic read authorization signal;

4 determining if the processor resource is in use; and

5 outputting a next-pointer value indicating which item of information is to be read out, if
6 the processor is not in use.

1 20. The article of manufacture of claim 17, wherein computing a parity bit value for
2 the read-out information, comprises:
3 receiving the requested information;
4 shifting-out the individual bits comprising the information;
5 computing a parity bit value for the read-out information; and
6 comparing the computed parity bit value with the existing parity bit value of the
7 information.

1 21. The article of manufacture of claim 17, wherein outputting a signal to indicate an
2 error condition occurs if the computed parity bit value is different than the existing parity bit
3 value.

1 22. The article of manufacture of claim 17, wherein outputting a signal to indicate an
2 error condition, comprises:
3 outputting a machine check abort (MCA) signal